- Q. Consider a direct mapped cache of size 16 KB with block size of 256 bytes. The size of main memory is 128 KB.
- 1. Find number of bits in tag
- 2. Find tag directory size

Ans. First we have to find the number of bits in each given memory.

Cache of size = $16 \text{ KB} = 2^{14} \text{ bytes} => \text{Its having } 14 \text{ bits}$

Block size = 256 bytes = 2^8 bytes => Its having 8 bits

Main memory size = $128 \text{ KB} = 2^{17} \text{ bytes} => \text{Its having } 17 \text{ bits}$

Main Memory

Tag

Cache Line

Block

From above image,

Number of bits in main memory = bits in tag + bits in cache line + bits in block

Cache Line

Number of bits in Line number = Cache size / Block size

=
$$2^{14}$$
 bytes / 2^{8} bytes

$$= 2^6$$

Line number having 6 bits.

Number of bits in Tag

Number of bits in Tag =

Number of bits in main memory – number of bits in line number – number of bits in block

$$= 17 - 6 - 8 = 3$$

Tag directory size

Tag directory size = Size of line number X Number of bits in tag

$$=2^{6} X 3 bits$$

- = 192 / 8 bytes
- = 24 bytes

Related Posts:

- 1. Structure of Desktop computers
- 2. Logic Gates
- 3. Register Organization
- 4. Bus structure in Computer Organization
- 5. Addressing modes
- 6. Register Transfer Language
- 7. Registers in Assembly Language Programming
- 8. Array in Assembly Language Programming
- 9. Net 31
- 10. How to start with GNU Simulator 8085
- 11. Cache Updating Scheme
- 12. Cache Memory
- 13. Principle of Cache Memory
- 14. Cache Mapping
- 15. Addition and subtraction in fixed point numbers
- 16. PCI Bus
- 17. Booths Algorithm
- 18. Write a short note on design of arithmetic unit?
- 19. Write a short note on Array processors?
- 20. Write a short note on LRU algorithm?
- 21. What is the format of Micro Instruction in Computer Architecture explain?
- 22. What is the layout of pipelined instruction in Computer Architecture?

- 23. Explain the following interfaces in Detail:PCI Bus, SCSI Bus, USB Bus
- 24. What is Memory Organization ? Discuss different types of Memory Organization in Computer System.
- 25. Computer Organization Q and A
- 26. Write short note on improving cache performance methods in detail?
- 27. What is Multiprocessor? Explain inter process communication in detail?
- 28. Briefly explain the concept of pipelining in detail?
- 29. Discuss the following in detail: RISC architecture, Vector processing?
- 30. Define the instruction format? Explain I/O System in detail?
- 31. Explain the design of arithmetic and logic unit by taking on example?
- 32. Explain how addition and subtraction are performed in fixed point number?
- 33. Explain different modes of data transfer between the central computer and I/O device
- 34. Differentiate between Serial and parallel data transfer?
- 35. Explain signed magnitude, signed I's complement and signed 2's complement representation of numbers. Find the range of numbers in all three representations for 8 bit register.
- 36. If cache access time is IOOns, main memory access time is 1000 ns and the hit ratio is 0.9. Find the average access time and also define hit ratio.
- 37. Explain hardwired microprogrammed control unit? What is address sequencer circuit?
- 38. Explain how a stack organized computer executes instructions? What is Stack?
- 39. Draw and explain the memory hierarchy in a digital computer. What are advantages of cache memory over main memory?
- 40. What is Associative memory? Explain the concept of address space and memory space in Virtual memory.
- 41. What is Paging? Explain how paging can be implemented in CPU to access virtual memory.

- 42. Explain SIMD array processor along with its architectural diagram?
- 43. Write short notes on
- 44. Draw the functional and structural views of a computer system and explain in detail?
- 45. Explain general register organization.
- 46. Compare and contrast DMA and I/O processors?
- 47. Define the following: a) Flynn's taxonomy b) Replacement algorithm
- 48. Explain the various pipeline vector processing methods?
- 49. Describe the language features for parallelism?
- 50. What are different addressing modes? Explain them.
- 51. Explain any page replacement algorithm with the help of example?
- 52. What is mapping? Name all the types of cache mapping and explain anyone in detail.
- 53. Explain arithmetic pipeline?
- 54. Write short notes on, a) SIMD, b) Matrix multiplication c) Instruction format
- 55. Differentiate: a) Maskable and non-maskable interrupt b) RISC and CISC
- 56. Computer Organization Previous Years Solved Questions
- 57. Booths algorithm to muliyiply +5 and -15